
CY28378
...................... Document #: 38-07519 Rev. ** Page 16 of 21
Test and Measurement Set-up
For Differential CPU Output Signals
The following diagram shows lumped test load configurations
for the differential Host Clock Outputs.
CPUT
MULTSEL
T
PCB
T
PCB
CPUC
Measurem ent Point
2pF
IREF
Measurem ent Point
2pF
Figure 4. 0.7V Configuration
2.4V
0.4V
3.3V
0V
Tr
Tf
1.5V
3.3V sig n a l s
tD C
P r obe
O u tput un der T e s t
Load C a p
-
Figure 5. Lumped Load For Single-Ended Output Signals (for AC Parameters Measurement)